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ABSTRACT

DESIGN OF 3C-SiC/Si VERTICAL MOSFET

Vamshi Vardhan Reddy Veesam, M.S.
Department of Electrical Engineering
Northern Illinois University, 2015
Ibrahim M. Abdel-Motaleb, Director

Metal-oxide-semiconductor field effect transistor (MOSFET) has undergone scaling to
improve performance, and it is presently at the sub-100nm technology node. Further performance
improvement will require the use of new materials and novel device structures such as vertical
gate devices. Silicon carbide (SiC) semiconductor can provide superior properties such as high
thermal conductivity, higher breakdown voltage, and high saturation velocity due to its wide band
gap property. This makes it an ideal choice for high-frequency, high-temperature, high-power and
high-radiation applications. To utilize many of the advantages, SiC vertical MOSFET structure
was developed and its performance was evaluated using Atlas and COMSOL.
In this work we concentrated on 3C-SiC/Si vertical MOSFET. Silvaco Atlas software was
used for analyzing the DC characteristics, the threshold voltage, the breakdown voltage and the
electric field of the device. COMSOL software was used for analyzing the temperature of the
designed device. Using the analysis from Silvaco Atlas, it was observed that these devices can
deliver double the current while occupying less than the 33% of the substrate area of the lateral
device with the same gate length and width. With the high thermal conductivity, the low fabrication

cost due to using Si wafers, and the high breakdown voltage, it can be argued that the device is an
excellent candidate for high-power devices.

NORTHERN ILLINOIS UNIVERSITY
DEKALB, ILLINOIS

DECEMBER 2015

DESIGN OF 3C-SiC/Si VERTICAL MOSFET

BY

VAMSHI VARDHAN REDDY VEESAM
©2014 Vamshi Vardhan Reddy Veesam

A THESIS SUBMITTED TO THE GRADUATE SCHOOL
IN PARTIAL FULFILLMENT OF THE REQUIREMENTS
FOR THE DEGREE
MASTER OF SCIENCE

DEPARTMENT OF ELECTRICAL ENGINEERING

Thesis Director:
Dr. Ibrahim M. Abdel-Motaleb

ACKNOWLEDGEMENTS

I would like to express my sincere gratitude to Dr. Ibrahim M. Abdel-Motaleb for his
continuous support and guidance in this thesis work as well as throughout my graduate study.

I would like to thank Dr. Donald S. Zinger and Dr. Veysel Demir for serving as members
of my thesis committee.

I would like to thank my family for their unconditional love, continuous support, enduring
patience and inspiring words. Finally, I would like to thank my friends and everyone who has
directly or indirectly helped me for their cooperation in completing the thesis.

TABLE OF CONTENTS
Page
LIST OF TABLES…………………………………………………………………………. v
LIST OF FIGURES………………………………………………………………………... vi
Chapter
1. INTRODUCTION…………………………………………………………………….... 1
1.1 Types of Field Effect Transistor (FET)……………..…………………................. 1
1.2 MOSFET…………………………………………………………………............ 2
1.2.1 Basic Operation…………………………………….……………............…… 3
1.2.2 Critical Field and Blocking Voltage…......................………………...…...….. 3
1.3 Why SiC? ……………………………………………………………….............… 4
1.3.1SiC Device Physics……………………………………………………........... 5
1.3.2 Material Properties………………………………………………….…........... 6
1.4 Electrical and Thermal Properties………………………….................................... 7
1.5 Structure of SiC MOSFET………………………………………………………... 10
1.6 Advantages of Proposed Work……………………………………………............ 12
1.7 Objective of the Thesis ………………………………………………….….......... 13
1.8 Thesis Organization………………………………………………………............. 13
2. NOVEL SI TRANSISTOR ARCHTIECTURES….....................……………….............. 14
2.1 Silicon-on-insulator (SOI)................................………………………..............….. 15
2.2 Double-gate MOSFET……………………………………………………............. 17
2.3 Cylindrical surrounding-gate MOSFET...............................................…............... 22

iv

Chapter

Page

2.3.1 Gate-All-Around MOSFET …………………..……………………………..

25

2.4 Characterization of vertical Si/SiO2 interface …..…...………………………..

26

3. Growth of SiC Pillars on SILICON...………………………………….…………………

28

3.1 Introduction……………...……………………………………….……………

28

3.2 Literature survey………………………………………………………………

28

3.3 Experimental setup…………….………………………………………………

31

3.4 Results and discussions………….…………………………………………….

33

4. DEVICE MODELING OF 3C-SIC/SI VERTICAL MOSFET USING SILVACO ATLAS
SOFTWARE...........................................................................................................………….. 36
4.1 Flow Chart Representing the Design Procedure of Model in Silvaco Atlas .…….

36

4.2 Device characteristics at 300K………………....…………………………………

42

4.3 Device characteristics at 500K……………………………………………………

45

4.4 Device characteristics at 700K……….……………...……………………………

48

4.5 Device characteristics at 900K……………………………………………………

51

4.6 Effect of doping on device performance………………………………..………… 54
4.7 Summary of the Device Characteristics analysis…….…………....……….….….. 63
4.8 Analysis of Electric Field using Silvaco Atlas…………………………….……...

67

4.9 Effect of Gate and Drain Voltage on Electric Field of Device…………………....

85

5. TEMPERATURE ANALYSIS USING COMSOL SOFTWARE.…………………….

88

5.1 Electric potential of the device…………………………………………………...

89

5.2 Temperature of the device…………………………………………………….…

91

6. CONCLUSIONS................………………………………………………………….…

94

REFERENCES........……………………………………………………………….……... 95

LIST OF TABLES

Table

Page

1. Material Properties of Silicon, Gallium Arsenide, 3C-SiC, 4H-SiC, 6H-SiC
and GaN at 300K...................................................................................................................... 5

LIST OF FIGURES

Figure

Page

1. Structure of a planar MOSFET…………………………………………………………… 2
2. SiC crystal structures (a) Zinc blende structure (b) wurtzrite structure ………………….

6

3. Thermal diffusivity vs. function of temperature for sintered SiC specimens……………... 8
4. Specific heat vs. temperature of sintered SiC patterns. ……………………………….…… 9
5. Thermal conductivity vs. temperature of sintered SiC patterns………………………...… 10
6. 3-D view of a 3C-SiC/Si MOSFET………………………………………………….…... 11
7. Front view of 3C-SiC/Si MOSFET………….……………………………………………. 11
8. Top view of 3C-SiC/Si MOSFET…….………………………………………………...… 12
9. a) Ultra-thin body device b) Planar double-gate MOSFET c) Finfet
d) Vertical double-gate MOSFET ………………………………………….……........... 14
10. Schematic representation of SOI MOSFET...............................................................…... 15
11. Schematic cross-section of double-gate MOSFET………….………………….……….. 17
12. Subthreshold characteristics of a 30nm conventional bulk MOSFET (dotted lines) and
30nm DG-MOSFET………………………………………………………………………... 18

vii

Figure

Page

13. Characteristics of DG-MOSFET with n+ poly Si gates and a DG-MOSFET with near
intrinsic silicon channel and mid-gap gates……………………………………………………. 19
14. Planar device structure with top and bottom gate………………………………………..... 20
15. Vertical device structure with side gate contacts…………………………………………... 21
16. Finfet structure…………………………...………………………………………………… 21
17. Representation of cylindrical-gate MOSFET a) Cross-section view b) Top-down
view............................................................................................................................................. 23
18. Band diagram for a fully depleted operation of a double-gate or cylindrical MOSFET…

24

19. Gate oxide around a cylindrical surface with the use of rapid thermal oxidation
mechanism………………....................................................................……………………….. 25
20. GAA MOSFET……………………………...…………………………………………….

26

21. Electrical data obtain from C-V measurements on vertical MOS capacitor with a 60A gate
oxide and a total area of 0.0004 cm2 ……..........................................................................…… 27
22. Schematic representation of SiC micro-pillar growth via VLS process…………………… 29
23. 3C –SiC vertical MOSFET fabrication process…………………………………………..

32

24. Cross–sectional SEM image of (a) SiC micro-pillars and (b) a single SiC micro-pillar grown
on the Si substrate……………………………………………………………………………. 33
25. Flow chart of Silvaco Atlas.......…………………………………………………………… 38
26. 3C-SiC/Si Silvaco Atlas model ………………………….………………………………… 40
27. Threshold voltage of 0.8V at 300K ……….…...………………………………………….. 42
28. Drain voltage vs. drain current at 300K for gate voltages of 0V, 1V, 2V, 3V, 4V ………...43

viii

Figure

Page

29. Breakdown voltage of 263V at 300K……………………………………………………... 44
30. Threshold voltage of 0.8Vat 500K ……….………………………………………………. 45
31. Drain voltage vs. drain current at 500K for gate voltages of 0V, 1V, 2V, 3V, 4V ………. 46
32. Breakdown voltage of 270V at 500K……………………………………………………... 47
33. Threshold voltage of 0.8Vat 700K ……….………………………………………………. 48
34. Drain voltage vs. drain current at 700K for gate voltages of 0V, 1V, 2V, 3V, 4V ………...49
35. Breakdown voltage of 300V at 700K……………………………………………………... 50
36. Threshold voltage of 0.8V at 900K ………….……………...……………………………. 51
37. Drain voltage vs. drain current at 900K for gate voltages of 0V, 1V, 2V, 3V, 4V ………...52
38. Breakdown voltage of 312V at 900K…………………………………………….……….…53
39. Threshold voltage of 0.8V at Na=1010 cm-3………………………………………………

54

40. Drain voltage vs. drain current at Na=1010 cm-3for gate voltages of 0V, 1V, 2V, 3V,
4V…...……………………………………………………………………………………………55
41. Breakdown voltage of 263V at Na=1010 cm-3…………………………………………….. 56
42. Threshold voltage of 0.8V at Na=1012 cm-3……………………………………………….

57

43. Drain voltage vs. drain current at Na=1012 cm-3for gate voltages of 0V, 1V, 2V, 3V,
4V…...……………………………………………………………………………………………58
44. Breakdown voltage of 263V at Na=1012 cm-3 for gate voltages of 1V, 2V, 3V, 4V…….... 59
45. Threshold voltage of 0.8V at Na=1014 cm-3………………………………………….……...60

ix

Figure

Page

46. Drain voltage vs. drain current at Na= 1014 cm-3for gate voltages of 0V, 1V, 2V, 3V,
4V…...……………………………………………………………………………………………61
47. Breakdown voltage of 263V at Na= 1014 cm-3 for gate voltages of 1V, 2V, 3V, 4V …….. 62
48. Plot of temperature vs. threshold voltage…………………………………………………... 63
49. Plot of temperature vs. drain current……………………………………………….……… 64
50. Plot of temperature vs. breakdown voltage………………………………………………... 65
51. Plot of doping vs. threshold voltage……………………………………………………...… 65
52. Plot of doping vs. drain current………………………………………………………….… 66
53. Plot of doping vs. breakdown voltage…................................................................................66
54. Electric field in Atlas model at drain voltage 50V…………………………………….…... 67
55. Electric field in Atlas model at drain voltage 100V….....……………………………….… 68
56. Electric field in Atlas model at drain voltage 150V……………………………………...... 69
57. Electric field in Atlas model at drain voltage 200V……………………………………...... 70
58. Electric field in Atlas model at drain voltage 250V….........………………………………. 71
59. Electric field in Atlas model at drain voltage 312V….............……………………………. 72
60. Electric field in Atlas model at drain voltage 50V……………………………………....... 73
61. Electric field in Atlas model at drain voltage 100V….....………………………….……… 74
62. Electric field in Atlas model at drain voltage 150V…............….…………………………. 75

x

Figure

Page

63. Electric field in Atlas model at drain voltage 200V…….......…….….………………….… 76
64. Electric field in Atlas model at drain voltage 250V………..…………………...………..

77

65. Electric field in Atlas model at drain voltage 312V….…………………....…………….

78

66. Electric field in Atlas model at drain voltage 50V…....…….………………………….

79

67. Electric field in Atlas model at drain voltage 100V……….…………………………

80

68. Electric field in Atlas model at drain voltage 150V……....….………………………….

81

69. Electric field in Atlas model at drain voltage 200V……….....…………………………… 82
70. Electric field in Atlas model at drain voltage 250V….......….….………………………..

83

71. Electric field in Atlas model at drain voltage 312V…....……….……………………….

84

72. Plot of maximum electric field vs. drain voltage…………….....………………….…….

86

73. Plot of gate voltage vs. electric field ….....................…………………………….………

87

74. 3C-SiC/Si COMSOL Model ......................................................................................…...

89

75. Electric potential of the device V=20V………………......…………………….…………. 90
76. Electric potential of the device V=312V ………………………………………………...

91

77. Temperature of the model at 20V .............................................................................…...

92

78. Temperature of the model at 312V...………..……………….…………………………..

93

CHAPTER-1
INTRODUCTION
Julius Edgar Lilenfield first proposed the concept of field effect transistors (FET) in 1930.
A field-effect transistor is a three-terminal device in which current flows through a narrow
conducting channel between two electrodes called source and drain. By applying a voltage at a
third electrode, called gate, an electric field is created [1]. This electric field is used for modulating
the current flow in that channel. In this case the source and drain contacts are Ohmic [1]. Due to
the motion of the majority carrier’s current, flow in this channel takes place. The gate contact is
isolated from the conducting channel, and it controls the channel charges by capacitive coupling
effect (field effect). This is the basic operating of FETs including metal oxide semiconductor field
effect transistor (MOSFET), metal semiconductor field effect transistor (MESFET), junction field
effect transistor (JFET), and other devices [1].
1.1 Types of Field Effect Transistor (FET):
The different types of FET can be distinguished by the method of insulation between the
channel and gate. They are [1] :
1) MOSFET (metal-oxide semiconductor field effect transistor)
2) MESFET (metal semiconductor field effect transistor)
3) JFET (junction field effect transistor)
4) HFET (hetero-structure field effect transistor)
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5) HMET (high electron mobility transistor)
6) MODFET (modulated-doping field effect transistor)
1.2 MOSFET:
The metal-oxide-semiconductor field effect transistor (MOSFET) is a type of field effect
transistor used for amplifying and switching electronic signals. The MOSFET structure consists
of two regions of doping, opposite that of substrate, one at each edge of the structure, as shown in
Fig. 1. The regions are drain and source, which create p-n junctions with the substrate. MOSFET
devices have higher ON state resistance per unit area of the device cross-section, which results in
the increase of blocking voltage rating of the device. Since the MOSFET is a simple device, it is
used mainly for low-voltage applications. MOSFET outperformed other devices in digital, analog
and high-frequency applications [2].

Fig. 1 Structure of a planar MOSFET [2]
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1.2.1 Basic Operation:
The operation of a MOSFET involves the application of an input voltage to the gate
electrode. This voltage is responsible for creating an electric field perpendicular to the 3CSiC/SiO2 interface in the channel region of the device. This electric field is used to control the
conductance of the channel. Since electric field is responsible for controlling output current flow,
these devices are called field effect transistors (FET) [1].
Generally, there are two types of MOSFET:
1) Enhancement mode
2) Depletion mode
The enhancement mode MOSFET is normally off, which means it is off at VGS=0V, and by
increasing the voltage at gate electrode, output current starts to flow. Depletion mode MOSFET is
the second kind of device where current can flow at a VGS=0V, and at a fixed drain voltage the
drain current is maximum and current starts to decrease with the increase in gate potential.
1.2.2 Critical Field and Blocking Voltage:
The kinetic energy of the carriers is proportional to electric field. The rate at which carrier
gains energy is faster than the rate at which it can exchange with lattice when the field exceeds the
critical value. So, in that case, hot carriers in a semiconductor can reach energies of the order of
the band gap and cause breakdown through electron hole pairs, known as avalanche. Phonon
distribution is a key factor in determining the critical field; the higher the field energy, the higher
the field at which carriers can be thermalized. Therefore, the critical field is to be larger in SiC
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than that of Si. The maximum avalanche blocking voltage for a given dopant concentration is
therefore expected to be about 30 times more in SiC p-n junction than that of a Si diode.
1.3. Why SiC?
Work on wide band gap materials has been going on for many years. Si (silicon) and GaAs
(gallium arsenide) have been the most popular materials used in semiconductor devices for many
years. Recently, SiC and GaN (gallium nitride) have received increased attention due to their
ability to operate as high-power, high-frequency and high-temperature devices [3-10]. SiC has
some unique material properties, such as wide energy bandgap, high breakdown electric fields,
high saturated electron drift velocity, and high thermal conductivity; it is considered the most ideal
candidate for high-temperature, high-frequency, and high-power applications [3]. In addition, SiC
is a hard material, chemically stable, and resistant to radiation damage [3]. The data in table 1
compares the basic material properties of Si, GaAs, 3C-SiC, 6H-SiC, 4H-SiC and GaN. As can be
seen from the table, SiC devices can operate at higher voltages than Si and GaAs due to their higher
breakdown fields.
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Table 1 Material Properties of Silicon, Gallium Arsenide, 3C-SiC, 4H-SiC, 6H-SiC and GaN at
300K [11]
Si

GaAs

3C-SiC

6H-SiC

4H-SiC

GaN

Band gap Eg (eV)

1.1

1.4

2.4

3.0

3.26

3.4

Critical Electric
Field Ec(MV/cm)

0.3

0.4

1.2

2.5

2.2

3.3

1

2.0

2.0

2.0

2

2.5

Electron Mobility
µn(cm2/Vs)

1350

8500

900

370

720

1000

Hole Mobility
µp(cm2/Vs)

480

400

40

80

120

30

Relative
Permittivity ɛr

11.8

12.8

9.7

10

10

8.9

Thermal
Conductivity
Λ(W/cmK)

1.5

0.5

5

5

5

1.3

Lattice
constant(Ā)

5.43

5.65

4.36

a=3.08
c=15.12

a=3.08
c=10.8

a=3.19
c=15.19

Density Ρ(g/cm3)

2.3

5.3

3.2

3.2

3.2

6.1

Saturation
Velocity
νsat(107cm/s)

1.3.1 SiC Device Physics:
SiC is suitable for building high-power devices that can outperform Si technology. The
operating voltages of the Si-based electronics are limited by the breakdown field of the material
and by the resulting maximum voltage of the p-n junctions [11].
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1.3.2 Material Properties:
Silicon carbide (SiC) is a promising material specifically for power device applications.
The one and only binary compound made of silicon and carbon is SiC. In 1890 Edward G. Acheson
discovered the silicon carbide. Acheson discovered SiC while he was running his experiments on
the synthesis of diamonds. SiC occurs naturally in meteorites very rarely and in small amounts.
About 200 polytypes have been discovered but a few polytypes are most common. Some of the
more common polytypes include 3C, 2H, 4H, 6H, 8H, 9R, 10H, 14H, 15R, 19R, 20H, 21H and
24R [12]. Though all the structures may be visualized as being made of a single basic unit (a
tetrahedral layer) in which each silicon atom is tetrahedrally bonded to four carbon atoms and each
carbon atom is tetrahedrally bonded to four silicon atoms, the only difference is the orientation
sequences by which tetrahedral layers are stacked (Fig.2). Except 2H and 3C polytypes, remaining
polytypes form one-dimensional superlattice structures. The crystal symmetry is determined by
the stacking periodicity and individual bond lengths are nearly identical. The polytypes are divided
basically into three categories: cubic (C), hexagonal (H), and rhombohedral (R) [5].

Fig. 2 SiC crystal structures (a) zinc blende structure (b) wurtzrite structure [13]
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1.4 Electrical and Thermal Properties:
The data cited in Table 1 is dependent on the temperature and the quality of the material
and the dopant concentration. For device modeling, these material properties are important. From
the table we can clearly observe that SiC has band gaps about 3 times that of Silicon. The wide
band gap material property results in high breakdown voltages and improved radiation resistance.
SiC material has dielectric constant about 20% lower than Si and GaAs, which reduces the stray
capacitance. SiC is an excellent thermal conductor with thermal conductivity of about three times
that of Si. The thermal conductance of a material is important since higher conductance results in
a higher rate of heat dissipation and lower operating temperatures. Elevated temperatures decrease
the device performance. SiC also has a high electric field breakdown strength, and this parameter
is an indication of the strength of electric fields that can be supported internally by the device
before breakdown. The electron saturation velocity is also two times higher than that of Si. It
means a primary disadvantage of fabricating transistors using SiC has low values for electron and
hole motilities which are 900 cm2/V-sec and 120 cm2/V-sec respectively. The device performance
is limited due to high resistance. For this reason, most devices under development built using SiC
are majority carrier devices, such as FET that can be fabricated using only n-type semiconductor
material. Electron mobility and hole mobility are critically important device parameters, affecting
the microwave performance. The mobility of SiC is adequate to design transistors for high-power
applications because of the high saturation velocity [14].
Fig. 3 shows the thermal diffusivities of different specimens as a function of temperature.
At room temperature, thermal diffusivity of sample A is slightly higher than that of samples B, C
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and D. Samples A,B,C,D have to be sintered at 1700 0C, 1800 0C, 1900 0C, 2000 0C respectively.
As the sintering temperature increases, the difference disappears. The thermal diffusivities of all
samples decrease with temperature before they saturate [13]. Enhancement of phonon scattering
at higher temperatures results in a decrease of thermal diffusivity.

Fig. 3 Thermal diffusivity vs. function of temperature for sintered SiC specimens. [13]
Fig. 4 shows the specific heat for all samples as a function of temperature. It is observed
that specific heat increases with temperature. Fig. 4 shows that specific heat is independent of
sintering temperature. This confirms that temperature is a predominant factor rather than
microstructure on influence of thermal diffusivity and specific heat.
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Fig. 4 Specific heat vs. temperature of sintered SiC patterns. [13]
Fig. 5 shows the thermal conductivities for the sintered samples of SiC as a function of
temperature. The thermal conductivities decrease significantly from 83 W/mK at room
temperature to 18 W/mK at 10000C. At room temperature, the thermal conductivity of SiC
increases with decreasing porosity, i.e., by increasing the temperature. This clearly indicates that
the effect of porosity. Effect of temperature and porosity on thermal conductivity can be explained
by phonon scattering theory. In the absence of phonon defects, conductivity is inversely related to
temperature. So this relation explains the effect of temperature on thermal conductivity.
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Fig. 5 Thermal conductivity vs. temperature of sintered SiC patterns. [13]
1.5 Structure of SiC MOSFET:
SiC MOSFET are lateral devices with source and drain contacts on the top surface of the
wafer. But in our SiC vertical MOSFET, source and drain contacts are present at the top and bottom
sides of the device as shown in Fig. 6. The material structure of the MOSFET modeled in this
work (Figs. 6-8) is composed of epitaxial layers consisting of an n+-3C-SiC layer (0.2 µm,
Nd=1.0×1021 cm-3) followed by n--3C-SiC layer (1.1 µm, Nd=1.0×1017 cm-3). Then after this layer,
a p+-3C-SiC (1.0 µm, Na=1.0×1021 cm-3) layer is doped. This is followed by an n+- 3C-SiC layer
(0.2 µm, Nd=1.0×1021 cm-3). All these layers are grown on an n+-Si substrate (0.2 µm, Nd=1.0×1021
cm-3). Ohmic electrodes are formed as the source and drain. The material used for drain, source
and gate contacts is titanium. By using evaporation techniques such as electron beam evaporation
and liftoff, the Ti-gate electrode can be formed. The MOSFET used in this work has a gate length
of 1.0 µm and gate width of 0.1 µm.
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Fig. 6 3-D view of a 3C-SiC/Si MOSFET

Fig 7 Front view of 3C-SiC/Si MOSFET
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Fig. 8 Top view of 3C-SiC/Si MOSFET
1.6 Advantages of Proposed Work:
The high critical electric field (EC) of SiC allows for higher doping and thinner drift regions
thereby reducing the specific on-resistance (Ron) of power devices by over two orders of magnitude
compared to Si. The main advantage of using 3C-SiC is that it can be grown on large- area Si
substrates. It is an attractive choice for power devices from a commercialization viewpoint. SiC
films deposited on Si wafers could be utilized for a number of other potential applications,
including smart power devices and superior micro-electro-mechanical systems [15]. SiC has a high
value of electron saturation velocity which makes it suitable for high-frequency applications. SiC
has an energy band gap that is almost three times that of silicon. Its values of an
avalanche/breakdown field and thermal conductivity are six times and three times respectively,
higher than the corresponding values of silicon. Vertical MOSFET occupies the lowest area
compared to that of lateral structures so that the heat sink area is reduced as well as the cost of the
device.
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1.7 Objective of the Thesis:
The objective of the thesis is to develop a 3C-SiC/Si vertical MOSFET and simulate its
performance using numerical simulation tools to access its advantages and disadvantages. Doping
and temperature effect on drain current, threshold voltage, and also the breakdown voltage are
studied.
1.8 Thesis Organization:
Chapter 2 deals with the importance and advantages of different novel architectures of SiMOSFET. Chapter 3 discusses the growth process and techniques of 3C-SiC on a Si substrate. In
Chapter 4, the results from Silvaco Atlas for this model are presented and in Chapter 5 results from
COMSOL are presented and discussed. In Chapter 6, conclusions and future work are discussed.

CHAPTER 2
NOVEL SILICON TRANSISTOR ARCHITECTURES
Further scaling of conventional planar MOSFET may hit physical barriers. If the bulk
planar MOSFET cannot improve circuit performance, different material systems or alternative
architectures may be required to continue scaling of the device. In this chapter different device
architectures are discussed (Fig. 9). There are many device structures used to build integrated
circuits (ICs) and systems, among them silicon-on-insulator (SOI), double-gate MOSFET, and
surrounding-gate MOSFET. In each device category, many variants and different technologies
exist to realize the advantages of the structure.

Fig. 9 (a) Ultra-thin body device (b) Planar double-gate MOSFET (c) Finfet
(d) Vertical double-gate MOSFET [16]
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2.1 Silicon-on-Insulator (SOI):
The process of making a transistor on an isolator SOI has been developed and has gained
in popularity. In Fig 10 cross-section of an SOI MOSFET is shown. The characteristics and process
flow of SOI MOSFET closely resembles the bulk MOSFET process in many aspects. In the Fig.
10, silicon lies on top of a buried oxide layer. Due to the presence of this buried oxide, parasitic
capacitances are reduced and this allows faster switching characteristics than conventional
MOSFET.

Fig. 10 Schematic representation of SOI MOSFET [16]
Depending on the silicon film thickness and the channel doping concentration, the SOI
MOSFET can operate in two different regimes. They are:
1) Partially depleted and
2) Fully depleted
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The fabrication and device characteristics are different for both the structures. In many
aspects PD-SOI are similar to those of conventional bulk devices. Due to the presence of a thick
buried oxide, the junction capacitances and substrate capacitances are reduced substantially. The
absence of substrate contacts results in floating body effect. The n/p carriers generated in n/p type
substrate during device operation; due to no exit path they accumulate in the channel region.
Characteristics of the device will be affected by these accumulated carriers. The circuit
performance can be increased by improving the subthreshold slope and driving current by the
presence of floating body effect. By the use of device scaling the importance of junction
capacitances in bulk MOSFET has been reduced but not significantly because the channel doping
has also been increased to suppress the short channel effects. So the advantages of SOI are reduced
capacitances, and kink effect will give improved performance as long as the floating body effect
can be well controlled [16].
In terms of suppressing short channel effects, PD-SOI doesn’t offer much advantage as
compared to conventional bulk MOSFET because they use very similar channel doping profile
and device geometry. FD-SOI is developed to overcome the scaling problems in PD-SOI. If the
SOI layer is very thin so that the depleted region extends to the bottom Si/SiO2 interface, the device
channel is fully depleted. Both the silicon channel thickness and channel doping determine whether
the device operates in PD or FD regime. Many different methods are present for fabricating SOI
wafers. The fabrication processes are classified into two categories. They are [16]:
1) Separation by implanted oxygen (SIMOX)
2) Bond-and-etch-back SOI (BESOI)
SIMOX is currently the leading process to manufacture SOI wafers.
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2.2 Double-Gate MOSFET:
This type of structure is a focus of current research because it has superior control of short
channel effects and high drive current per unit area.
To overcome short channel effects in bulk MOSFET and SOI devices channel, doping should be
increased to reduce the depletion width of a substrate. So by replacing the substrate by another
gate to form a double gate as shown in Fig. 11, short channel immunity can be achieved.
Simulations of subthreshold characteristics of 30 nm n-type DG-MOSFET and 30 nm conventional
MOSFET with tOX=10A0 are shown in Fig. 12.

Fig. 11 Schematic cross-section of double-gate MOSFET [16]
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The subthreshold swing of a DG-MOSFET is near the ideal value, whereas the planar
MOSFET suffers from a degraded swing due to a high channel doping concentration. For planar
MOSFET, this high channel doping was required to obtain the threshold voltage and also to control
the short channel effects. Threshold voltage remains the same for both the devices. The DGMOSFET shows high drive current because it doesn’t have any issues with degraded mobility
caused by the high channel doping and the resultant high electric field. The threshold voltage of a
DG-MOSFET can be changed by changing the channel doping concentration similar to that of the
conventional MOSFET, or by changing the work function of the gate electrodes [16].

Fig. 12 Subthreshold characteristics of a 30nm conventional bulk MOSFET (dotted lines) and
30nm DG-MOSFET [16]

19

From Fig. 13 it is clear that by changing the doping concentration, short channel effects
cannot be improved in fully depleted DG-MOSFET. Short channel effects in a fully depleted DGMOSFET can be controlled by geometrical confinement. Possible realizations of DG-MOSFET
have been proposed.

Fig. 13 Characteristics of DG-MOSFET with n+ poly Si gates and a DG-MOSFET with near
intrinsic silicon channel and mid-gap gates [16]
The first type of MOSFET structure, is shown in Fig. 14, is close to the planar MOSFET
in geometry, except that it has a bottom gate. An advantage of this type of topology is the ability
to control the channel thickness, which is required for fully depleted operation. However,
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fabrication of self-aligned bottom gate is not an easy task in this structure. Another problem is that
gate length must be controlled by lithography [16].

Fig. 14 Planar device structure with top and bottom gate [16]
The second type of MOSFET structure is vertical MOSFET shown in Fig. 15. In this type
the current flow direction is perpendicular to the wafer and non-lithographic methods are used to
define gate length. This vertical structure offers a reliable process of defining gate length without
using the lithographic methods. In addition to high-performance logic applications, this kind of
vertical structure is also very promising for DRAM applications, since the gate length is decoupled
from the packing density. Since the device is a vertical structure, the area occupied by the device
is smaller than that of the other structures [16].
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Fig. 15 Vertical device structure with side gate contacts [16]
The third topology is shown in Fig. 16. In this structure, current flows parallel to the wafer.
The Si/SiO2 is formed on the sidewalls of an etched silicon fin. This type of structure is known as
finfet.

Fig. 16 Finfet structure [16]
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Both the gate length and channel thickness are defined by lithography in this structure. The
fin height is used to fix the width of the transistor and thus multiple fins are to be used to obtain
higher drive current.
2.3 Cylindrical Surrounding-Gate MOSFET:
In the vertical geometry, there exists an option to make a cylindrical, surrounding-gate
MOSFET in which the cross-section of a channel has a cylindrical shape and the gate electrode
completely surrounds the device channel region. A cross-section of a cylindrical MOSFET is
shown in Fig. 17 where the current flows vertically along the cylindrical Si/SiO2 interface and the
gate length of the transistor are defined by the height of a gate material. A cylindrical surroundinggate MOSFET in the fully depleted regime has even better control of short-channel effects than in
the ideal DG-MOSFET. The surrounding gate to the device channel region has a very tight
capacitive coupling from all the directions. With the better suppression of short channel effects the
gate length can be scaled down even further than in a DG-MOSFET. In a vertical MOSFET device
geometry, the gate length is decoupled from the packing density. By using a vertical MOSFET as
an access transistor, it is possible to maintain an acceptable leakage current level without
sacrificing the packing density, which is an enormous advantage to the DRAM structure [16].
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(a)

(b)

Fig. 17 Representation of cylindrical-gate MOSFET. (a) Cross-section view
(b) Top-down view [16]
The surrounding-gate MOSFET offers superior control to the short channel effects and
higher packing density. Obtaining a high current drive by a single pillar may be an issue, especially
when it has to drive a large inter-connected load. Multiple pillars can be an alternative to overcome
this problem. Finally, crystalline orientation effects around the cylindrical surface may cause
issues with a non-uniform thickness of a gate oxide.
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Fig. 18 Band diagram for a fully depleted operation of a double-gate or
cylindrical MOSFET [16]
The vertical structure is suitable for making the cylindrical surrounding-gate MOSFET. In
this topology the vertical channel is patterned in a cylindrical shape and the gate oxide is grown
around a cylindrical surface. Pillar MOSFET, trench MOSFET, vertical replacement-gate
MOSFET and other related vertical structures belong to this category. In order to provide the better
short-channel characteristics, a device in this category is well suited for DRAM applications in
which it is very beneficial to decouple the gate length from its packing density, although there are
some issues associated with this structure, like growing a uniform gate oxide and also obtaining a
great quality gate oxide to grow on cylindrical surface [16].
Since all crystalline orientations are present, surface mobility and gate oxide integrity may
not be as good as in a planar MOSFET. Different oxidation mechanisms are used to form uniform

25

oxide layer around the cylindrical surface. TEM images of gate oxide grown on different
crystalline orientations are shown in Fig. 19. By using a rapid-thermal oxidation mechanism,
uniform thickness of 10% has been achieved.

Fig. 19 Gate oxide around a cylindrical surface with the use of rapid thermal oxidation
mechanism [16]
2.3.1 Gate-All-Around MOSFET:
This structure operation is similar to that of vertical surrounding-gate MOSFET. The
fabrication of GAA MOSFET is shown in Fig. 20. A silicon rod is patterned on a buried oxide
layer. By using wet etching in HF, an undercut is formed beneath the rod. An in-situ doped gate
poly wraps the silicon channel after the gate oxidation process. The gate is patterned and S/D
regions are formed by ion implantation.
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Wet etch is used to make an undercut and this undercut is used to determine the size of a
gate length. As a result we cannot achieve good control of gate length by using this process. In
terms of packing density, the GAA MOSFET doesn’t offer any of the benefits of the previous
vertical structures [16].

Fig. 20 GAA MOSFET [16]
2.4 Characterization of the Vertical Si/SiO2 Interface:
To fabricate high-performance vertical transistors, it is necessary that the quality of Si/SiO2
interface formed on the etched side walls of pillars/trenches be made as good as of the conventional
Si/SiO2 interface. Fig. 21 shows the C-V measurements on a vertical MOS capacitor. The interface
trap density at midgap was less than 5×1010 cm2 eV, which shows that vertical Si/SiO2 interface
can be used for building a high-performance MOSFET. A new process flow was developed to
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avoid the sharp corner at the top of the pillar and also to reduce the parasitic capacitance from the
bottom substrate surface [16].

Fig. 21 Electrical data obtained from C-V measurements on vertical MOS capacitor with a 60A
gate oxide and a total area of 0.0004 cm2 [16]

CHAPTER-3
GROWTH OF SIC PILLARS ON SILICON
3.1 Introduction:
Growing 3C-SiC on large-area wafer improves cost greatly per manufactured device. The
3C-SiC is a promising material for MOSFET devices because of high channel mobility due to
lower density of interface states compared to 4H-SiC. Poor performance of 4H-SiC and 6H-SiC
MOSFET is related to the interface states located in the band gap edge close to the conduction
band edge limiting to the transport of electrons in the channel. The interface states observed in 6HSiC and 4H-SiC are located in the conduction band and have no effect on the transport properties
of the channel because of the smaller band gap of 3C-SiC.
3.2 Literature Survey:
The epitaxial growth of Si on SiC has an advantage of growing large substrates at a very
low cost. At the same time we find some difficulties while designing the wafer, which includes
large thermal expansion and lattice mismatch between Si and 3C-SiC. To avoid these difficulties,
different approaches have been proposed to grow 3C-SiC. [17] proposed flash process technique
for 3C-SiC deposition. [18] proposed pendeo epitaxy for deposition of 3C-SiC on Si substrate.
[19] proposed a mesa structure which uses vapor-liquid-solid (VLS) process to grow 3C-SiC
micro-pillar arrays. VLS process is used to fabricate the 3C-SiC micro-pillar arrays.
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In the VLS process, silane (SiH4) and acetylene (C2H2) are used as the precursor source
gas. Decomposition of C2H2 is under 700 0C; hence by using C2H2 as source gas we can decrease
the growth temperature which finds an advantage in fabricating the device. Previous proposed
systems were fabricated at a temperature of 13500C by using methane and propane as the source
gases. Now by using C2H2 as source gas 3C-SiC micro-pillar arrays were fabricated at a lower
temperature of 1100- 12000C. Fig. 22 shows the growth of SiC pillar on Si substrate. Vapor-liquidsolid (VLS) process is used for growth. The growth process is detailed in [17-20].

Fig.22 Schematic representation of SiC micro-pillar growth via VLS process [20]
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The most commonly used fabrication process in recent times is low-Pressure chemical
vapor deposition (LPCVD) for epitaxial growth of 3C-SiC micro-pillar array. This process is
carried out by sources with silicon and carbon being diluted by using H2 (hydrogen). Fabrication
of 3C-SiC micro-pillar is achieved at 1350 0C, which is the melting temperature of Si substrate;
this results in thermal mismatch of SiC hetero-structure. Reducing temperature was very difficult
and it was reported that growth of single crystal of 3C-SiC at 1100 0C is very difficult. The growth
temperature was reduced to 1000 0C later by using alternating supply or atomic layer epitaxy
method. Both hetero-epitaxial and homo-epitaxial growth methods were obtained at 1000 0C by
using gas source molecular beam (MBE) and LPCVD reactors [17].
Using MBE and LPCVD reactors results in reduction of thermal mismatch and wafer
bowing for the growth of 3C-SiC micro-pillar arrays. In MBE the source containing silicon was
disilane (Si2H6) and carbon-containing source was acetylene (C2H2) and propane (C3H8). [21]
proposed a system for growing Si substrate using dichlorosilane (SiH2Cl2) and C2H2 in LPCVD
reactors at a temperature of 750 0C to 1050 0C. H2 is used to reduce the SiH2Cl2 to enable the
adsorption of Si atoms on the carbonized substrate which results in the growth of single crystalline
3C-SiC. Continuous flow of H2 will result in polycrystalline 3C-SiC. These methods include the
supply of precursors and reduction of the source gas in involvement to the growth of microstructure
3C-SiC, which is difficult to control and this involvement makes the process much complicated.
To avoid this complexity a better fabrication process is proposed in which heteroepitaxial growth
of single crystalline of 3C-SiC on single Si is obtained by using alternating supply epitaxy (ASE)
and conventional hot-wall LPCVD reactors at 1000 0C. SiH4 and C2H2 were used as the precursor
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source gas without using the reduction or dilution gases. This method involves a matured Si
fabrication process [17].
3.3 Experimental Setup:
Experimental setup was clearly explained by Han et al. [22]. This paper explains clearly
about the fabrication of 3C-SiC on Si substrate in a hot-wall horizontal custom-made LPCVD
reactor. Si substrates were cleaned prior to loading them into the LPCVD reactors. Cleaning
process was carried out by standard Radio Corporation of America (RCA). The initial temperatures
of the LPCVD were set to 600 0C; by adding the Si substrates, the initial temperatures ramp up to
1000 0C. The ramp rate was at 5 0C/min. Contamination of Si substrate was avoided by growing
silicon dioxide by possible carbon residues in the chamber. When chamber reaches 1000 0C, it was
introduced with 30S and SiH4 to remove the formed silicon dioxide. This cause will make it to
deposit a new layer of Si on the Si substrate. Now temperature is cooled down to 750 0C in vacuum
and a flow of C2H2 is introduced to convert Si to SiC. This is achieved by raising the temperature
to 750 0C – 900 0C. This is followed by continuous flow of H2 and C2H2 at a ramp of temperature
to 1000 0C. Then the heteroepitaxial growth of 3C-SiC is achieved by using ASE method in
different cycles. Each cycle consists of following steps [22].
Microstructure analysis of the epitaxial layers was performed using high-resolution x-ray
diffractometry (HRXRD) and transmission electron microscopy (TEM). TEM measurements were
performed by using an FEI Tecnai F30 TEM. Film thickness was measured by nano metrics
NanoSpec/AFT. Surface measurements were made by using atomic free microscopy.
Measurement was carried out in operating air mode and cantilevers curvature of radius was set to
10nm. Surface polimetry technique using Dektak 150 was used to measure the wafer bow before
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and after deposition. Hot probe technique was used to measure the conductivity of the substrate
[22].
Fig. 23 shows the proposed fabrication process for this device [23]. The process starts by
depositing SiO2 or a polyimide film on the n+-(111) Si substrate. For the deposition of Ni, SiO2 is
patterned. The SiC grows under the Ni metal, when the wafer is placed in the growth reactor. The
growth can be done using silane (SiH4) and acetylene (C2H2) with a flow rate of 2 and 3SCCM,
respectively, at a growth pressure of 60 torr and temperature between 1150 0C and 12000C. [40]
The flow rates of dopant sources change to create the desired device structure. Ni is etched away
and SiO2 is grown to form the gate oxide. Gate metal is then deposited on top of the metal oxide.
SiO2 or PI is deposited to fill the volume between the devices and holes are etched and filled with
metal to connect the gate to the outside world [24].

Fig. 23 3C –SiC vertical MOSFET fabrication process [23].
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3.4 Results and Discussions:
Fabrication of SiC on Si substrate using alternating supply epitaxy is shown in Fig. 24, but
the results report that growth rate varied with processing parameters [24]. Using Si2H6 as the
precursor for Si substrate, the growth rate resulted in 0.28 to 1.31nm/cycle. Researchers made an
attempt to find the growth rate, but they found that it is affected by the adsorption of the Si atoms
at the surface superstructure. Research shows that physical surface was unchanged but there was
an increase in the growth rate; this is due to the physical adsorption of Si atoms. Even by using
SiH2Cl2 as precursor and continuous flow of H2, growth rate was limited by 0.8nm/cycle in the
LPCVD reactor. By adjusting the volume of precursors SiH4 and C2H2, the growth rate is varied
from 0.44 to 0.76 ± 0.02 nm/cycle [17].

Fig.24 Cross–sectional SEM image of (a) SiC micro-pillars and (b) a single SiC micro-pillar
grown on the Si substrate. [17]
Higher supply of carbon results in higher growth rate and smoothness of the surface. This
is better explained by increasing the supply of C2H2 from 0.25 to 1.67 cm3. This results in the rise
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of growth rate by 0.57 to 0.76 nm/cycle, and consequently results in the reduction of the root mean
square roughness from 2.8 to 14.7 nm. Standard 9-point method using Nanospec was used to
measure the wafer thickness, and uniformity across thickness was maintained at ± 1%.
XRD was used to characterize the orientation and crystal quality of the grown SiC films
on Si substrates. All films grown were studied at a growth rate of 0.76 nm/cycle. Increasing the
film thickness results in intensities of 3C-SiC and diffraction peaks. By continuous reduction of
full-with a half-maximum (FWHM) of 3C-SiC diffraction peaks resulted in improved SiC film
quality. Diffraction peaks were deceased from 0.300 to 0.220. The continuous reduction of FWHM
resulted in improvement of crystal quality by increasing film thickness. The quality of the SiC
grown at 1000 0C can be improved by further optimization of the carbonization process, as quality
of the carbonization would result in the quality of the subsequently grown SiC layer. A crosssectional TEM is used to measure the diffractions in the substrate. It can be clearly identified that
defect densities generally decrease with the increase in the distance from Si/SiC interface. The
selected area electron diffraction (SAED) is used to confirm the growth of a single crystalline 3CSiC micro-pillar array.
Dektak 150 is used to measure the bow of wafer before and after deposition. Maximum
scan length of Dektak is 48mm; hence bow is measured with 48mm of central region in a 150mm
wafer. Initial wafer has a bow of 2.1µm with Si substrate, but later it increases to 3.1µm with the
deposition of SiC substrate. The measured bow after the deposition of SiC layer is insignificant
when compared to the initial layer of Si substrate as it has an tolerance which is in the order of
tens of µm. Hot probe technique is used to characterize the conductivity of unconditionally doped
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3C-SiC film. A negative voltage reading on the cold probe with respect to the hot probe indicates
that films are of n-type conductivity [24].

CHAPTER-4
DEVICE MODELING OF 3C-SiC/Si VERTICAL MOSFET USING SILVACO ATLAS
SOFTWARE
4.1 Flow Chart Representing the Design Procedure of Model in Silvaco Atlas:
Atlas software can be used for simulating physically based two (2D) and three dimensional
(3D) semiconductor devices [25]. Atlas simulations use two types of input files. The first type is a
text input file and the second type of input is structure file that determines the structure that needs
to be simulated. Atlas produces three kinds of output files. The first kind is run-time output, which
gives the progress and the error and warning messages as the simulation proceeds [25]. The second
kind of output is log file which stores all the terminal voltages and currents from the device analysis
[25]. The third kind is solution file, which stores 2D and 3D data relating to the values of solution
variables within the device at a given bias point [25]. Atlas is normally used in deck build runtime environment. There are three ways to define a device structure in Atlas. The first way is to
read an existing structure from a file. The second way is to use automatic interface features from
deck build to transfer the input structure from Athena or Devedit. [25]
To define a device through the Atlas command language, mesh of the model should be
defined first. The mesh is defined by a series of horizontal and vertical lines and spacing in between
them. Then regions within this mesh are allocated to different materials as required to construct
the device. After regions are specified, electrodes are specified followed by doping.
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Atlas sets some limitations on the maximum number of grid nodes that can be used.
Generally, 2D version has a maximum node limit of 100,000 [25]. For most 2D simulations,
accurate results can be obtained between 2000 and 4000 node points, properly located in the
structure. After the doping is specified, material properties are specified and the physical models
are identified. A metal-semiconductor contact is assumed by default to be Ohmic. If the work
function of electrode is defined, then it is treated as Schottky contact [25]. The physical models
are specified using the commands and statements. The physical models can be grouped into five
classes: mobility, recombination, carrier statistics, impact ionization and tunneling [25].
For this work, first we have started designing model using Silvaco Atlas numerator
analysis. In this simulation tool, the process of designing a device begins by giving the physical
dimensions of the device. According to our model structure, we need to assign the physical
dimensions and the tool starts developing the model according to the physical dimensions that we
have assigned (Fig. 25). Then, after physical model is developed, we give the parameters of the
model.

For each region, we assign the range of the doping concentrations and also the type of

doping. Then, next we input the material property parameters. The gate work function is
determined based on the metal used. The physical model of the device is next determined and the
output commands to extract the drain characteristics, threshold voltage and breakdown voltage are
executed.

38

Start

Regions specification

Electrode specifications

Doping specification

Material specification

Contact & Interface specification
Numerical method selection
Solution specification

Result analysis

Stop

Fig. 25 Flow chart of Silvaco Atlas [25]
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Fig 26 shows the physical model of a 3C-SiC/Si vertical MOSFET used in Atlas software.
The length of the device is 4 µm. The width is 0.5 µm and silicon substrate thickness is 2 µm. The
material structure of the MOSFET modeled in this work is composed of epitaxial layers consisting
from top of an n+-3C-SiC layer (0.2 µm, Nd=1.0×1021 cm-3) which acts as a drain contact, followed
by n--3C-SiC layer (1.1 µm, Nd=1.0×1016 cm-3). Then, after this layer a p+-3C-SiC (1.0 µm,
Na=1.0×1021 cm-3) layer is doped followed by an n+-3C-SiC layer (0.2 µm, Nd=1.0×1021 cm-3). All
these layers are grown on an n+-Si substrate (0.2 µm, Nd=1.0×1021 cm-3) which acts as a source
contact. Ohmic electrodes are formed as the source and drain. After finishing the growth of the
pillar, a SiO2 layer is grown on the sides of the pillar to form the gate oxide; where Ti is deposited
to form gate contact, the gate contacts on both sides are overlapped to channel. In this structure n-doped SiC layer is introduced between the p- SiC layer n+ SiC drain. This layer is used to increase
breakdown voltage.
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Fig. 26 3C-SiC/Si Silvaco Atlas model
Threshold Voltage:
The most important characteristic, which characterizes the MOSFET transistor, is
threshold voltage. Depending on the MOSFET type, the value of threshold voltage can be either
positive or negative. Threshold voltage is defined as the gate-to-source voltage required to create
a conducting channel. The threshold voltage value is independent of the physical parameters of
MOSFET structure such as gate material, thickness of oxide layer, substrate doping concentrations,
oxide-interface fixed charge concentrations, channel length, channel width and the bias voltage.

41

For a long channel device the threshold value will be decreased when the substrate doping
decreases, the oxide thickness decreases and the oxide interface charge increases [26].
To calculate threshold voltage of a MOSFET, certain physical parameters of MOSFET
should be considered. Some physical parameters which have impact on threshold voltage are: work
function difference between the gate and channel (Øgc), the gate voltage component to change the
surface potential (-2 ØF), the gate voltage component to offset the depletion charge of the fixed
acceptor ions near surface (-QBO / Cox ) and gate voltage component to offset the fixed charges in
the gate oxide and in silicon oxide interface (-Qox / Cox ).
For zero substrate bias voltage VSB =0V the expression for threshold voltage is [26]
Vto = Øgc-2 ØF- (QBO / Cox) - (-Qox / Cox) …………..…………. (1)
Where Øgc= ØF (substrate) - ØF (gate)
Cox= (Ɛox/tox)…………………..………………………………. (2)
So generalized equation for threshold voltage can be given as [26]
Vt= Øgc-2 ØF- (QBO / Cox) - (-Qox / Cox)…………………………. (3)
Vt= Vto+ Ɣ (√(−2 Ø𝐹 + 𝑉𝑆𝐵 )-√−2Ø𝐹 ) ………………………. (4)
Where Ɣ is the body effect parameter
Ɣ=(√2𝑄𝑁𝑎 Ɛ𝑠𝑖 ) /Cox……………………………………………….. (5)
Ɛ𝑠𝑖 is the dielectric constant of silicon.
Cox is the gate oxide capacitance per unit area.
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By using the above formulas the numerical threshold voltage value for a MOSFET can be obtained.
4.2 Device Characteristics at 300K:
Threshold Voltage:
The physical model developed using Silvaco Atlas is used to determine the threshold
voltage of the proposed device. The temperature is maintained at 300K. From Fig. 27, it is observed
that the value of the threshold voltage obtained is 0.8V.

Fig. 27 Threshold voltage of 0.8V at 300K
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Output Characteristics:
The device is simulated at gate voltages starting from 0V to 4V at 300K. From Fig. 28, the
current at gate voltage of 0V is zero because the threshold voltage for this device is 0.8V. The
figure shows also that the saturation current at gate voltage 4V is 0.68mA.

Fig. 28 Drain voltage vs. drain current at 300K for gate voltages of 0V, 1V, 2V, 3V, 4V
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Breakdown Voltage:
Fig. 29 shows that the device breakdown voltage is about 263V. This breakdown
phenomenon is a direct result of the electric field in the device.

Fig. 29 Breakdown voltage of 263V at 300K, VGS=1V, 2V, 3V, 4V
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4.3 Device Characteristics at 500K:
Threshold Voltage:
The physical model developed using Silvaco Atlas is used to determine the threshold
voltage of the proposed device. The temperature is maintained at 500K. From Fig. 30, it is observed
that the value of threshold voltage obtained remains constant at value of 0.8V and this indicates
that temperature has no effect on the value of threshold voltage.

Fig. 30 Threshold voltage of 0.8V at 500K
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Output Characteristics:
The device is simulated at gate voltages from 0V to 4V at a temperature of 500K. From the
Fig. 31, the current at gate voltage of 0V is zero since the threshold voltage for this device is 0.8V.
As the device starts conducting at a gate voltage greater than 0.5V, the drain current increases to
0.35mA at VGS=4V. The saturation current at gate voltage 4V is 0.35mA. This is almost 50%
decrease from the value at T=300K. (The reason for the decrease of drain current with the increase
in temperature can be explained further from Fig. 49.)

Fig. 31 Drain voltage vs. drain current at 500K for gate voltages of 0V, 1V, 2V, 3V, 4V
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Breakdown Voltage:
From Fig. 32 it is observed that device breakdown voltage increased to 295V. There is an
increase in breakdown voltage from 263V to 270V as the increase in temperature is due to the
positive temperature coefficient, which is explained further in Section 4.7.

Fig. 32 Breakdown voltage of 270V at 500K at VGS=1V, 2V, 3V, 4V.
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4.4 Device Characteristics at 700K:
Threshold Voltage:
At 700K, as shown in Fig. 33, the threshold voltage of the device remains constant at 0.8V.
This is explained further in Section 4.7.

Fig. 33 Threshold voltage of 0.8V at 700K
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Output Characteristics:
I-V characteristics were simulated using Silvaco Atlas software at T=700K. The saturation
current at VGS=4V is found to decrease to 0.25 mA as shown in Fig. 34. This is expected since it
is known that current decreases with increase in temperature, and it can be explained in detail in
Section 4.7.

Fig. 34 Drain voltage vs. drain current at 700K for gate voltages of 0V, 1V, 2V, 3V, 4V

50

Breakdown Voltage:
From Fig. 35 it is observed that device breakdown voltage is increased to 300V. This shows
that the breakdown voltage of the device increased when the temperature increased from 500K to
700K.

Fig. 35 Breakdown voltage of 300V at 700K at VGS=1V, 2V, 3V, 4V.
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4.5 Device Characteristics at 900K:
Threshold Voltage:
Similar to the previous analysis, the threshold voltage remained constant at T=900K. The
threshold voltage equals 0.8V and it can be observed from Fig. 36. It is observed that temperature
has no effect on the threshold voltage of the device.

Fig. 36 Threshold voltage of 0.8V at 900K
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Output Characteristics:
When the device is simulated at 900K, the saturated drain current at VGS= 4V is found to
be decreased to 0.13 mA. Again this can be expected due to the temperature effect and it can be
observed from Fig. 37.
.

Fig. 37 Drain voltage vs. drain current at 900K for gate voltages of 0V, 1V, 2V, 3V, 4V
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Breakdown Voltage:
When the device is simulated at 900K, the breakdown voltage is increased to 312V. The
reason for the increase in breakdown voltage with respect to temperature is explained in Section
4.7.

Fig. 38 Breakdown voltage of 312V at 900K at VGS=1V, 2V, 3V, 4V.
Now the doping of the channel was changed and all the characteristics of the device were
simulated again.
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4.6 Effect of Doping on Device Performance
Effect of Doping on Device Performance at Na= 1010 cm-3
Threshold Voltage:
The device is simulated at different substrate doping. From Fig. 39 it is observed that the
threshold voltage remains constant at 0.8V when the doping is reduced to 1010cm-3.

Fig. 39 Threshold voltage of 0.8V at Na= 1010 cm-3
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Output Characteristics:
Simulating the I-V characteristics at Na= 1010 cm-3 revealed normal device characteristics
with IDsat=0.68mA at VGS=4V. See Fig. 40.

Fig. 40 Drain voltage vs. drain current at Na= 1010 cm-3for gate voltages of 0V, 1V, 2V, 3V, 4V
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Breakdown Voltage:
From Fig. 41 it can be observed that device breakdown at 263V. It appears that the
reduction of substrate voltage did not affect the breakdown voltage.

Fig. 41 Breakdown voltage of about 263V at Na= 1010 cm-3 for gate voltage 1V, 2V, 3V, 4V
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Effect of Doping on Device Performance at Na= 1012 cm-3
Threshold Voltage:
Similar to the substrate doping of 1010 cm-3, increasing the doping to 1012 cm-3 didn’t
increase the threshold voltage, which remained at 0.8V. See Fig. 42.

Fig. 42 Threshold voltage of 0.8V at Na= 1012 cm-3
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Output Characteristics:
Then the device is simulated at gate voltages from 0V to 4V at a doping of Na= 1012 cm-3.
From the Fig. 43, the drain current at gate voltage of 0V is zero because the threshold voltage for
this device was 0.8V. The saturation current at gate voltage 4V is about 0.68mA. The
characteristics are identical to the device with Na= 1010 cm-3.

Fig. 43 Drain voltage vs. drain current at Na= 1012 cm-3for gate voltages of 0V, 1V, 2V, 3V, 4V
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Breakdown Voltage:
As can be seen from Fig. 444, the breakdown voltage remains constant at a value of 263V.
This indicates that change in substrate doping has no effect on the breakdown voltage of the device.

Fig. 44 Breakdown voltage of 263V at Na= 1012 cm-3for gate voltages of 1V, 2V, 3V, 4V
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Doping Effect on Device Performance at Na= 1014 cm-3
Threshold Voltage:
The doping of channel is increased to Na= 1014 cm-3. From Fig. 45 it can be seen that the
value of threshold voltage obtained is 0.8V, which is close to the value of previous doping cases.

Fig. 45 Threshold voltage of 0.8V at Na= 1014 cm-3.
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Output Characteristics:
Fig. 46 shows that the saturation current at gate voltage 4V is 0.68mA and it indicates the
characteristics did not change with respect to doping.

Fig. 46 Drain voltage vs. drain current at Na= 1014 cm-3 for gate voltages of 0V, 1V, 2V, 3V, 4V
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Breakdown Voltage:
The breakdown voltage remained almost constant at 263V as it can be seen from Fig. 47.

Fig. 47 Breakdown voltage of 263V Na= 1014 cm-3for gate voltages of 1V, 2V, 3V, 4V
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4.7 Summary of the Device Characteristics Analysis:

From Fig. 48 it can be seen that the threshold voltage remains constant with temperature.
This can be explained by the fact that threshold voltage is dependent on the induced charges by
applying the gate voltages. The dependence of induced charges with respect to the temperature is
weak. Hence the threshold voltage remains constant with temperature.
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Fig. 48 Plot of temperature vs. threshold voltage

On the other hand, as the temperature is increased from 300K to 900K, the saturated drain
current starts decreasing. This is because the current is dependent on the mobility. The mobility
decreases with temperature due to lattice scattering effect, which in turn results in decreasing the
current as shown in Fig. 49. This can be explained by the equation [6]:

ID=µn×Cox×

𝑊(𝑉𝐺𝑆 −𝑉𝑇 )2
2𝐿

……………………….. (6)
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From the equation (6), it is observed that the drain current is directly related to the electron
mobility, and mobility is affected due to lattice scattering effect which is indirectly related to
temperature.
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Fig. 49 Plot of temperature vs. drain current
From Fig. 50 it is clear that the breakdown voltage of the device starts increasing with the
rise in temperature. Breakdown voltage has a positive temperature coefficient, so as the
temperature starts to increase, the breakdown voltage of the device will also be increased [27].
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Fig. 50 Plot of temperature vs. breakdown voltage
As the doping of the device increased, the threshold voltage remained essentially constant
(Fig. 51). From the equations in Section 4.1, it is clear that the threshold voltage is independent of
substrate doping.
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As the doping of the device is increased, the drain current remains constant (Fig. 52). From
equation 6 above, it is clear that drain current is independent of doping concentration.
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Fig. 52 Plot of doping vs. drain current
As the doping of the device is increased, the breakdown voltage remains constant. The
breakdown mainly depends on the electric field at sharp edges. This is not affected by the doping
of substrate in a significant way (see Fig.53).
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4.8 Analysis of Electric Field Using Silvaco Atlas:
Silvaco Atlas is used to analyze the electric field of the device. The analysis is evaluated
for different gate voltages of 0V, 1V and 5V and also for the different drain-to-source voltages
starting from 50V to 312V. The electric field can be used to explain the breakdown phenomenon
in the device. As the drain voltages were increased, the electric field started increasing. It was
observed that electric field curves are symmetrical.
Electric Field Simulation for VGS=1V:
First, the device electric field is simulated at a gate voltage of 1V and the drain voltage was
maintained at 50V. At these voltages the maximum electric field is observed to be 1.11×106 V/cm.
See in Fig. 54.

Fig. 54 Electric field in Atlas model at drain voltage 50V
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The device is simulated at a same gate voltage of 1V and the drain voltage is increased to
100V. From Fig. 55, the maximum electric field is observed to be 2.19×106 V/cm. Due to the low
channel width, the electric field is also exposed to vacuum.

Fig. 55 Electric field in Atlas model at drain voltage 100V
In this analysis, the device electric field is simulated at a same gate voltage of 1V and the
drain voltage is increased to 150V. From Fig. 56, the maximum electric field is observed to be
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3.26×106 V/cm. This indicates that the maximum electric field is increased when the drain voltage
is increased. The reason for this is explained further in Section 4.8.

Fig. 56 Electric field in Atlas model at drain voltage150V
Fig. 57 shows the device electric field simulation at a same gate voltage of 1V and a drain
voltage of 200V. At these voltages the maximum electric field is found to be 3.96×106 V/cm.
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Fig. 57 Electric field in Atlas model at drain voltage200V
Fig. 58 shows the device electric field simulation at a same gate voltage of 1V and a drain
voltage of 250V. The maximum electric field is observed to be 5.41×106 V/cm.
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Fig. 58 Electric field in Atlas model at drain voltage 250V
Fig. 59 shows the device electric field simulation at a same gate voltage of 1V and a drain
voltage of 312V. The maximum electric field is observed to be 6.73×106 V/cm.
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Fig. 59 Electric field in Atlas model at drain voltage 312V
Electric Field Simulation for VGS=2V:
The device is simulated at a gate voltage of 2V while the drain voltage is maintained at
50V. From Fig. 60, the maximum electric field is found to be 1.1×106 V/cm. The maximum
electric field is located near the drain contact. The electric field value is lower than the field at
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gate voltage 1V. The reason for this behavior is explained further in Section 4.8.

Fig. 60 Electric field in Atlas model at drain voltage 50V
For a gate voltage of 2V and a drain voltage of 100V, the maximum electric field is found
to be 2.17×106 V/cm (see Fig. 61).
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Fig. 61 Electric field in Atlas model at drain voltage 100V
Fig. 62 shows the device electric field simulation at a same gate voltage of 2V and a drain
voltage of 150V. Fig. 62 shows that the maximum electric field is 3.24×106 V/cm.
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Fig. 62 Electric field in Atlas model at drain voltage 150V
Fig. 63 shows the device electric field simulation at a same gate voltage of 2V and a drain
voltage of 200V. The maximum electric field observed is 4.32×106 V/cm. See in Fig. 63.
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Fig. 63 Electric field in Atlas model at drain voltage 200V
For a gate voltage of 2V and a drain voltage of 250V, the maximum electric field is
observed to be 5.39×106 V/cm (see Fig. 64).
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Fig. 64 Electric field in Atlas model at drain voltage 250V
Fig. 65 shows the device electric field simulation at a same gate voltage of 2V and a drain
voltage of 312V. The figure shows the maximum electric field is 6.72×106 V/cm.
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Fig. 65 Electric field in Atlas model at drain voltage 312V
Electric Field Simulation for VGS=5V:
The device is simulated at a gate voltage of 5V and the drain voltage is maintained at 50V.
The maximum electric field is observed to be 1.05×106 V/cm. See in Fig. 66.
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Fig. 66 Electric field in Atlas model at drain voltage 50V
For a gate voltage of 5V and a drain voltage of 100V, the maximum electric field is
observed to be 2.13×106 V/cm (see Fig. 67).
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Fig. 67 Electric field in Atlas model at drain voltage 100V
Fig. 68 shows the device electric field simulation at a same gate voltage of 5V and a drain
voltage of 150 V. The figure shows the maximum electric field is 3.2×106 V/cm.
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Fig. 68 Electric field in Atlas model at drain voltage 150V
For a gate voltage of 5V and a drain voltage of 200V, the maximum electric field is
observed to be 4.27×106 V/cm (see Fig. 69).
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Fig. 69 Electric field in Atlas model at drain voltage 200V
For a gate voltage of 5V and a drain voltage of 250V, the maximum electric field is
observed to be 5.35×106 V/cm (see Fig. 70).
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Fig. 70 Electric field in Atlas model at drain voltage 250V
Fig. 71 shows the device electric field simulation at a same gate voltage of 5V and a drain
voltage of 312 V. The figure shows the maximum electric field is 6.68×106 V/cm.
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Fig. 71 Electric field in Atlas model at drain voltage 312V

From the results of Silvaco it is analyzed that as the drain voltage is increased from 50V to
312V the electric field of the device is also increased and maximum electric field is concentrated
near the drain contact. If the gate voltage of the device is increased, there is a little decrease in the
value of electric field in the device.
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4.9 Effect of Drain and Gate Voltages on Electric Field of Device:
Fig. 72 shows that maximum electric field is increasing with the increase in the drain
voltage. The equation for electric field is given by [28]:
E=Vds/L…………………………… (7)
The equation is for a linear model. It clearly indicates that as the drain voltage increases, the
electric field of a device starts increasing. For analytical calculations, equation 8 used for
calculating critical electric field at respective VGS and VD.
The equation of electric field as a function of gate voltage can be expressed as [29]

𝐸 (𝑥 ) =

𝐼𝐷

…………………………….. (8)

2𝐼
𝑘×𝐿[√𝑉 2 𝑔𝑡− 𝐷 ]
𝐾×𝐿

where VGT=VG-VT,
K=ID/ [(V2D/2)-(VGT×VD)]
VG is the gate to source voltage and VT is the threshold voltage.
K is the constant and L is the length of the channel.
Values like IDSAT,VT are considered from Fig. 27 and Fig. 28. From Fig. 72 it can be
observed that there is a 1.8% difference in the values of simulated and analytical curves.
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Equation 8 shows the relation between the electric field and gate voltage. So as the gateto-source voltage increase, the electric field starts to decrease, as can be seen from Fig. 73. There
is a bit difference in the values of simulated curve and analytical curve. The difference between
two curves is 0.02. So there is 2% of difference in between the analytical and simulated curves.
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CHAPTER-5
TEMPERATURE ANALYSIS USING COMSOL SOFTWARE
In COMSOL software, settings window is used to enter all the specifications of the model
including the dimensions of the geometry, properties of the materials, boundary conditions and
initial conditions for the device [30]. Then the plot windows are used for graphical output. Plot
windows are used for results visualization. In COMSOL several plot windows can be used to show
multiple results simultaneously. Information windows are used to display the messages, progress
and logs of the device [30]. Fig. 74 shows the COMSOL model of proposed 3C-SiC/Si vertical
MOSFET. The same physical model of the proposed model was developed using the COMSOL
software to observe the thermal characteristics of the proposed model.
In COMSOL software, physical model has to be designed at first. Then we need to assign
the materials and properties to the physical model. Then we need to add the physics to model in
order to study the model. For this work we have used electric currents and heat transfer module.
This physics is added to study the temperature, stress and strain developed on the device. Then
after assigning physics to the model the model has to be divided into a finite mesh. Then after the
mesh is created we can start studying the model. The mesh was simulated and the results can be
drawn from the mesh of model. We can study the temperature of a device. The material structure
of the MOSFET modeled in this work is composed of epitaxial layers consisting of an n+-3C-SiC
layer (0.2µm, Nd=1.0×1021 cm-3) followed by n- 3C-SiC layer
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(1.1µm, Nd=1.0×1017 cm-3). Then, after this layer a p+-3C-SiC (1.0µm, Na=1.0×1016 cm-3) layer
is doped followed by an n+-3C-SiC layer (0.2µm, Nd=1.0×1021 cm-3). All these layers are grown
on an n+-Si substrate (0.2µm, Nd=1.0×1021 cm-3). Ohmic electrodes are formed as the source and
drain. The material used for drain, source and gate contacts is titanium. Fig. 74 shows the mesh of
the proposed device in COMSOL.

Fig. 74 3C-SiC/Si COMSOL model
5.1 Electric Potential of the Device:
Fig. 75 shows the electric potential of the device. Electric potential is the drain voltage
given to the mesh as an input and to the source contact the potential given is 0V. See Fig. 75.
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Fig. 75 Electric potential of the device V=20V
Now the device is simulated again at a voltage of 312V. This voltage is the breakdown
voltage of the device which was analyzed from Silvaco Atlas results. At this voltage the
temperature rise in the device due to Joule effect is simulated using COMSOL software.
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Fig. 76 Electric potential of the device V=312V
5.2 Temperature of the Device:
After the mesh is created, the results can be studied from the mesh. The drain voltage of
20V is given to the device and the temperature of the device is observed to be 654K and can be
seen from Fig. 77. The maximum temperature can be observed near the drain contact. See from
Fig. 77. The temperature rise in the device is due to the resistive losses and conduction losses.
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Fig. 77 Temperature of the model (temperature=654K) at 20V
Now the potential of 312V is supplied to the device at drain contact and source voltage is
kept at 0V. The device temperature is observed to be 836K and it can be seen from Fig. 78. At this
potential the maximum temperature is observed near the drain contact and temperature rise is due
to the resistive and conductive losses in the device.
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Fig. 78 Temperature of the model (temperature=836K) at 312V

CHAPTER-6
CONCLUSIONS
3C-SiC/Si vertical MOSFET suitable for power analog and digital applications was
designed and analyzed using the numerator analysis Silvaco Atlas and COMSOL software. The
Silvaco analysis shows that a threshold voltage of 0.8V, a drain current of 0.68 mA and a
breakdown voltage of 263V can be obtained from this structure at a temperature of 300K. The
stability of the device is studied for different temperatures and doping concentrations. This device
occupies less area when compared to the lateral structure and thereby results in the increase of
current density in the device. As the area of device is less, more transistors can be integrated on a
single chip. Electric field of the device was examined using Atlas. As the gate voltage of the device
is increased, the electric field is reduced and if drain voltage is increased, the electric field will
also be increased. From the results it appeared that the device can exhibits high critical electric
field if optimized. Temperature increased to 654K when current flow of 0.68mA and drain voltage
of 20V was given to the device. The 3C-SiC/Si vertical MOSFET provides high current density
and are is very efficient when compared to the lateral structures. It should be noted here that the
device was not designed for high breakdown voltages. This is the first trial to access the new
structure performance. Our goal was to see if this structure can provide acceptable performance or
not. The study proves that the device has a great potential. Therefore, the future work should
concentrate on the optimization of the device and its fabrication.
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